Abstract
I. INTRODUCTION
Transconductor-C filters using balanced transconductors without internal nodes were introduced some time ago [1] [2] , as a method that could generate continuous-time filters for operation at very high frequencies. One of the characteristics of these transconductors is that their output impedance is set to infinity by a parallel connection of structures that generate positive and negative output impedances, and that also provide common-mode cancellation by presenting a low resistive load to common-mode signals. Fig. 1 shows the balanced transconductor proposed in [2] , that will be used as example in this paper. M 1 and M 2 form the balanced transconductor, with input v + -v -, biased by the current sources M 3 and M 4 . M 5 and M 6 form a negative resistance across the output i + -i -, and M 7 , operating in the Ohmic region, forms a positive resistance that shall cancel the negative resistance. M 5 -M 6 also form resistances to ground for common-mode signals. The control voltage v freq adjusts the transconductance of the device, and so the operating frequency of the filter, and the control voltage v Q adjusts the output impedance. In normal operation, v freq is connected to an automatic frequency tuning system, and v Q to another automatic Q-tuning system. In the usual configurations, the Q tuning voltage is obtained by a control system that adjusts the quality factor of a master resonator to a specified value.
II. AUTOMATIC TUNING OF THE OUTPUT

IMPEDANCE USING A CHARGED CAPACITOR
Automatic Q tuning adds some undesirable complexity to the circuit, and if implemented by measuring the Q of a resonator, usually requires rectifiers and a smoothing filter in the control voltage, to avoid interference with the regular operation of the filter (automatic frequency tuning, if left operating all the time, also has this problem). Another problem is possible interference between the frequency and Q tuning systems, both operating with AC signals. In many cases, the use of transconductors without internal nodes is enough to guarantee a good frequency response in the transconductances, and all that remains to be adjusted are the output impedances of the transconductors.
A curious method for this objective departs from the observation that the output conductance of a transconductor as the one in fig. 1 , when properly adjusted for almost zero value in a nonzero output voltage range, is negative at the central portion of the range, becoming positive at the edges [2] . This is a consequence of the limited output voltage range, and of the imperfect matching between the nonlinearities of the negative resistance made by the crossed transistors M 5 -M 6 and the positive resistance made by the transistor in the Ohmic region M 7 . A capacitor connected across the output would stabilize with a voltage delimited exactly by the two limits where the incremental output conductance changes signal. If the voltage is smaller than the limit, the capacitor sees a negative conductance and its voltage increases. If the voltage is larger, it sees a positive conductance and its voltage decreases.
A control system can then be built that measures the voltage over a capacitor connected across the output of a master transconductor, and adjusts the control voltage v Q , applied also to all the transconductors in a slave filter, until the voltage is at a certain reference level. This would adjust the width of the region where the output conductance is slightly negative, and so adjust the range where the average output conductance of all the transconductors is zero. Fig. 2 shows a possible implementation: C 1 is the capacitor connected across the output of the master transconductor, that has its input at the common-mode voltage v cm of the system. As the voltage over C 1 can have any polarity, a comparator senses the polarity and switches on just one of the two single-ended transconductors with transconductances Gm. Of the output current of the selected transconductor is then subtracted a reference current i, and the resulting current is applied to the integrating capacitor C 2 . R 2 is a "lead" compensation to stabilize the control loop, as seen below.
OUTPUT IMPEDANCE CONTROL CIRCUIT.
The capacitor C 1 will stabilize with a voltage v 0 = i/Gm, with any of the two possible polarities. The dynamic behavior of the control loop is nonlinear, but can be linearized if small variations are assumed, as in the following analysis:
Starting from the time t = 0, The voltage over the capacitor C 1 has approximately the form:
where Z is the output resistance of the transconductor. This equation can be further approximated, assuming t small, as:
This is the voltage that would be obtained with an integration of a fixed signal "1/Z" with gain , and so:
where "Z(s)" is a Laplace transform version of the parallel combination of the negative resistance formed by M 5 -M 6 and the resistance made by the transistor M 7 . 1/Z can be approximated as:
where K and V t are process parameters, W 7 and L 7 are the dimensions of M 7 , and Gm 5 is the transconductance of the transistors M 5 and M 6 . v cm is the common-mode voltage at the output of the master transconductor. With all these approximations the circuit is then linearized, and the following relation can be obtained, considering V Q ,V cm ,V 0 ,V t , Gm 5 and I as the Laplace transforms of the corresponding signals or constants: 
Assuming complex roots, the system resonates at a frequency f 0 , with quality factor Q: 
An important observation is that the common-mode voltage v cm is dependent on the transconductance adjustment in the transconductor in fig. 1 . A correct v cm can be obtained if the master transconductor is biased by another identical transconductor, with inputs and outputs interconnected. See fig. 3 . The control loop would work correctly with a fixed v cm , but any nontrivial slave circuit, with variable commonmode voltage, would not follow the master correctly if the transconductance is changed without this biasing. The oscillator shown at the end of the article, for example, only works correctly if the master transconductor is biased in this way. 
SIMULATED CIRCUIT.
III. EXAMPLE
As an example to verify the validity of the analysis, a tuning system implemented in CMOS technology was simulated. The circuit schematic can be seen if fig. 4 . The balanced transconductor of fig. 1 is at the top of the drawing, followed by an identical biasing transconductor, a comparator and an inverter, and at the bottom are the two transconductors Gm. All the unmarked transistors have a 1/1 aspect ratio. The circuit could be simplified, but in this way the roles of the several components are easier to identify. As the example is mostly qualitative, no particular realistic technology or optimized design was used. The parameters that appear in (7) and (8), in the example resulted as:
The other values that appear in the equations are: V. Fig. 6 shows the simulated response in SPICE, with R 2 short-circuited. The circuit really oscillates with a period close to the expected 1/f 0 = 1.18 µs. The eventual stabilization is due to losses in the circuit, as the nonzero output conductance of the transistors making the transconductors Gm, with λ set to 0.05. The simulation was set up with the transconductance of the master transconductor varying sinusoidally at 100 kHz (by changing v freq ), to see how the circuit behaves when the frequency tuning is operating, and with a sudden polarity reversal at the capacitor C 1 after 10 µs (v C1 remains inverted after this in the simulations, with the operating Gm transconductor changing). A curious fact is that the initial portion of the simulation shows C 1 with initial voltage zero, but this is an artifact of the simulation, since this condition is unstable with v Q low and M 7 cut off. The voltage grows exponentially after some time, excited only by roundoff errors in the simulation, until M 7 is activated.
FIGURE 6
SIMULATED BEHAVIOR OF THE Q-TUNING WITH R2=0.
For Q = 1/2, (8) gives R 2 = 37606 Ω. With this value the behavior of the control loop is as shown in fig. 7 . There is no oscillation, as predicted. The value of R 2 is not critical. To further verify the reliable operation of the control system, a simple Gm-C quadrature oscillator was simulated. A similar oscillator could be part of a frequency-control loop. In this case nothing was added to the oscillator to control its amplitude of oscillation, or to force oscillation at a high amplitude by the inclusion of some positive feedback. It is so expected that the oscillator shall oscillate with voltage amplitudes close to the limit where the sign of the incremental output conductances of the transconductors change sign. Fig.  7 shows the structure of the oscillator. Fig. 8 shows the simulation results with the same Q-tuning setup used in the other simulations. The oscillator is started by a voltage pulse in series with one of the capacitors at 4 µs, and the control current i is doubled between 8 µs and 11µs. As the frequency-control voltage changes, the frequency of the oscillation changes as expected. The amplitude of the oscillations results quite uniform, varying slowly with time. The voltage amplitudes follow closely the v C1 limits. They don't exactly double when i is doubled due to the nonlinearity of the Gm transconductors. 
IV. CONCLUSION
A different system for Q-tuning in a transconductor-C filter was proposed, using a charged capacitor to sense the polarity of the output conductance of a master transconductor. The nonlinear control loop that results is easily approximated by a linearized version, that is precise enough for design purposes.
